



INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

A PATH FOR HORIZING YOUR INNOVATIVE WORK

DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS

MS. PRITI S. KAPSE¹, DR. S. L. HARIDAS²

1. Student, M. Tech. Department of Electronics (VLSI), GHRACET, Nagpur, India.
2. H.O.D. of Electronics and communication (VLSI), GHRACET, Nagpur, India.

Accepted Date: 05/03/2015; Published Date: 01/05/2015

Abstract: Routing has become the main contributor in many areas of design such as area, delay and power. Multiple Valued Logic (MVL) offers a means to reduce the routing since each wire in MVL can carry the twice as much information as single binary wire. Reducing this routing directly leads to the reduction of overall circuit area and power consumption. Rapid advancement in VLSI technology makes it possible to couple several binary inputs to form a multivalued input for faster processing. In this paper, we present the Quaternary Signed Digit number (QSD) system which comes under the Multiple Valued Logic (MVL); to achieve fast processing by achieving the carry free arithmetic operations. This approach can greatly enhance the performance of digital signal processing (DSP) system.

Keywords: Signed Digit Number, Digital Signal Processing, Multiple Valued Logic

Corresponding Author: MS. PRITI S. KAPSE



PAPER-QR CODE

Access Online On:

www.ijpret.com

How to Cite This Article:

Priti S. Kapse, IJPRET, 2015; Volume 3 (9): 222-233

INTRODUCTION

For many years digital devices have been designed using binary logic. Even today also, the latest computing systems are designed and developed using binary logic only. Then why there is a need of inventing multi valued logic over binary logic??? With the advancing technology, interconnections are the main contributor for delay, area and power consumption. One of the solution for the problem of interconnection is that: what if we will develop the idea of transmitting the number of logic levels through a single wire. Since, multi valued logic scheme allows more data to be grouped in single digit, researchers seems the use of multivalued logic as a solution for the above problem.so, researchers have been working on the idea of using multivalued logic for many years. Existing VLSI technology has put some limitations on the selection of number of logic states, therefore researchers seems the use of Quaternary logic systems to be best in this regards. The paper is organized as follows: In this paper we review some work related to QSD number system. Section2 explains basic concept of performing any operation in QSD number system. Section3 explains quaternary signed digit number system. Section4 explains converter of decimal to Quaternary Signed Digit number.Section5 explains converter of QSD number to decimal number. Section6 explains QSD added. Conclusion of paper is given in Section7.

VLSI designers has the main challenge of less chip area and high operation speed for faster calculations since in today's microprocessors millions of operations are performed per second[2]. In binary system, speed is limited by formation and propagation of carry. When the number or length of bits are large, carry formation and propagation problem becomes worst. We can achieve a carry free arithmetic operation by using higher radix number system such as QSD (Quaternary Signed Digit). Signed digit number system has redundancy associated with it. The redundancy provided in signed digit number system offers the possibility of carry free arithmetic operations which in terms allows for faster processing. In signed digit representation of the system; the add time for two redundant signed digit numbers is a constant independent of the word length of the operands which is the key to high speed computation. Binary signed digit numbers allows limited carry propagation with a more complex addition process which requires very large circuit for implementation[1][4]. A higher radix based representation of binary signed digit numbers such as quaternary allows carry free arithmetic operations as well as it offers the important advantage of logic simplicity and storage density[5]. Quaternary logic is a promising alternative for the complex binary circuit as it will reduce the circuit area and circuit cost and power efficiency at the same time.

II. QUATERNARY SIGNED DIGIT NUMBERS

Quaternary is the base four numeral system which uses the digits 0,1,2 and 3 to represent any real number. QSD numbers are represented with the digit set from -3 to +3 i.e. with $\{\bar{3}, \bar{2}, \bar{1}, 0, 1, 2, 3\}$. $\bar{3}, \bar{2}, \bar{1}$, represents the signed numbers -3, -2, -1 respectively. Signed digit numbers have redundancy associated with it therefore quaternary is also called as base-4 redundant number system. Degree of redundancy increases with increase of radix[6]; therefore higher radix number systems usually have higher redundancy.


Redundancy allows multiple representation of any integer quantity i.e. $6_{10} = 12_{QSD} = 2\bar{2}_{QSD}$. In QSD, numbers are represented using 3 bit 2's complement notation. In general decimal signed digit number (D) can be represented in terms of quaternary signed digit number (Q) as follows;

$$D = \sum_i X_i \cdot 4^i$$

Where; X_i can be any value or digit from the digit set $\{\bar{3}, \bar{2}, \bar{1}, 0, 1, 2, 3\}$ for achieving the appropriate decimal representation. In this number system; a QSD negative number is nothing but the QSD complement of the QSD positive number [7], i.e. $\bar{3}' = 3$; $3' = \bar{3}$; $\bar{2}' = 2$; $2' = \bar{2}$; $\bar{1}' = 1$; $1' = \bar{1}$. For eg. $233_{10} = 33\bar{2}1_{QSD}$ and $-233_{10} = \bar{3}\bar{3}2\bar{1}_{QSD}$. In QSD single decimal number can be represented in multiple ways. Operation on large number of digits such as 64, 128, or more can be implemented with constant delay and complexity. A high speed and area effective adders and multipliers can be implemented using QSD number system.

III. BASIC CONCEPT:

For performing any operation in QSD; first convert the binary or any other input into quaternary signed digit (QSD).



IV. DECIMAL NUMBER TO QSD NUMBER CONVERTER:

As mentioned before; for any operation to get performed in QSD, we have to first convert the binary or any other input into quaternary signed digit (QSD) number. Now, we will go through some ideas related to the conversion of decimal number to QSD number[1]. For this purpose we exploit some fundamentals as they play an important role in corresponding algorithm. As the numbers can be positive and can also be negative. In digital system, positive numbers are called as unsigned numbers whereas the negative numbers are called as signed numbers.

The input decimal number is given as, in the form of n -bit binary number, as Modelsim and Xilinx software takes the input in the form of binary only. Binary numbers are of two types; Unsigned binary numbers and Signed binary numbers. Unsigned binary numbers have only magnitude and this number is always positive. Signed binary number consist of magnitude as well as sign. In the decimal number system, sign of a number is indicated by “+” or “-” symbol before the leftmost number. However; in the binary number system, the sign of a number i.e. whether the number is positive or negative is indicated by the leftmost bit which is called as MSB (Most Significant Bit). For a positive binary number, the leftmost bit is always “0” and for a negative binary number, the leftmost bit is always “1”. Thus in signed binary numbers since the MSB i.e. n th bit represents sign, magnitude is represented by the remaining “ $n-1$ ” bits as shown. Whereas in unsigned binary numbers all n -bits are used to represent the magnitude. It is very important to understand the location of MSB while studying the signed and unsigned number system. The leftmost bit i.e. b_{n-1} is called MSB in unsigned integer whereas the leftmost bit b_{n-1} in signed integer represents sign bit and its MSB is b_{n-2} bit as shown in fig. (a) and (b). As the Modelsim and Xilinx software takes the input in form of binary, this algorithm depicts that, it takes any n digit decimal number as input and convert it into its equivalent

quaternary signed digit number whether the decimal input is positive or negative number. If the given input decimal number is positive then we will get a QSD number at the output in which each digit will be positive. This QSD output is represented with 3 bit 2's complement notation in simulation result. If the given input decimal number is negative, then after conversion we will get the corresponding QSD number at the output in which each digit will be negative. This QSD output can also be represented in 3 bit 2's complement notation in simulation result.




Fig. 1: Formats for representation of integers

The conversion of a decimal number into corresponding QSD number can be performed by modulo-4 arithmetic, in which the given decimal number is successively divided by 4 and by keeping the track of the remainders. This process continues until the quotient becomes zero. When we divide the given decimal number by 4, the quotient which we get is nothing but the just another QSD number and remainder is nothing but the digit qsd_0 i.e. (LSB) least significant bit of our output QSD number. Further dividing the quotient by 4 gives the new quotient and the remainder which is the next digit i.e. qsd_1 . Continuing the process of dividing the new quotient by 4; determining the remainder (one digit) in each step will produce all digits of the QSD integer, and this process continues until quotient becomes zero. It is important to note that; the least significant bit (LSB) is generated first and most significant bit (MSB) is generated last. We can say that; collection of remainders forms the collection of QSD digits which in terms forms the resultant QSD number.

This algorithm first find out the value of leftmost input bit i.e. if the leftmost bit is "1" , algorithm determines that given input decimal number is negative and binary number indicates 2's complement represented number and if the leftmost bit is "0" , algorithm determines that

given input decimal number is positive and binary number indicates unsigned number. It is important to note that; “0” is neither positive nor negative hence if decimal input is 0 in the form of binary then output will always be 0. Decimal number that can be represented with 4-bits , 8-bits , 16-bits etc. in 2’s complement binary form are -8 to +7 , -128 to +127 , -32768 to +32767 etc. respectively. Operation on these large numbers are performed with constant delay and less complexity in QSD number system.

V. QUATERNARY TO DECIMAL NUMBER CONVERTER:

Any n-digit QSD number can be converted into its equivalent decimal number by using the following equation;

$$D = \sum_{i=0}^{n-1} X_i \cdot 4^i$$

Where; X_i can be any value or digit from the digit set $\{\bar{3}, \bar{2}, \bar{1}, 0, 1, 2, 3\}$ for achieving the appropriate decimal representation. For required decimal representation, each digit in the QSD number is multiplied by its quaternary weight. In general QSD integer is expressed by; QSD = $qsd_{n-1} qsd_{n-2} qsd_{n-3} \dots \dots qsd_1 qsd_0$ which represents the equivalent decimal value as; D (QSD) = $qsd_{n-1} \times 4^{n-1} + qsd_{n-2} \times 4^{n-2} + \dots \dots + qsd_1 \times 4^1 + qsd_0 \times 4^0$. In this way QSD number is converted into its equivalent decimal number by using above equation. Some examples are;

$$\begin{aligned} 10\bar{2}1_{QSD} &= 1 \times 4^3 + 0 \times 4^2 + \bar{2} \times 4^1 + 1 \times 4^0 \\ &= 64 + 0 - 8 + 1 \\ &= (57)_{10} \end{aligned}$$

$$\bar{1}\bar{0}\bar{2}\bar{1}_{QSD} = (-57)_{10}$$

VI. QSD ADDER:

Adders are most commonly used in numerous electronic applications and serves as the basic building block of various arithmetic operations. As we know that the speed of the digital processor mainly depends on the speed of the adders used in the system. System speed can be increased by increasing the speed of addition. Speed of the system is limited by the carry formation and propagation especially when the number of bits are large. In QSD number system, carry propagation chain are eliminated which reduce the computation time substantially, thus enhancing the speed of the machine [8]. As mentioned before, range of the QSD number varies from -3 to +3. Carry free addition can be achieved by exploiting the redundancy of QSD numbers and QSD addition.

There are two steps involved in carry free addition;

STEP 1: Generates an intermediate carry and sum from the QSD input i.e. from addend and augend.

STEP 2: Combines the intermediate sum of current digit with the carry of the lower significant digit.

To prevent carry from further rippling two rules are define;

RULE 1: States that the magnitude of intermediate sum must be less than or equal to 2 or it must not be greater than 2.

RULE 2: States that the magnitude of intermediate carry must be less than or equal to 1 or it must not be greater than 1.

Consequently the magnitude of second step output cannot be greater than 3, which can be represented by a single digit QSD number hence no further carry is required. Outputs of all possible combinations of QSD inputs i.e addend and augend are shown in table 1.

Table 1

THE OUTPUTS OF ALL POSSIBLE COMBINATIONS OF A PAIR OF ADDEND (A) AND AUGENDS (B)

B A	-3	-2	-1	0	1	2	3
-3	-6	-5	-4	-3	-2	-1	0
-2	-5	-4	-3	-2	-1	0	1
-1	-4	-3	-2	-1	0	1	2
0	-3	-2	-1	0	1	2	3
1	-2	-1	0	1	2	3	4
2	-1	0	1	2	3	4	5
3	0	1	2	3	4	5	6

We can see that output ranges from -6 to +6 and these output values can be represented in QSD format as shown in table 2.

Output values in the range from +3 to -3 can be represented by single digit QSD number but when these output values exceeds from the above range more than one QSD digit is required to represent that value. In this two digit QSD number, LSB represents sum bit and MSB represents

intermediate carry bit. This intermediate carry propagates from lower significant digit to higher significant digit position and to prevent this propagation QSD number representation is used[9]. QSD number has redundancy associated with it in which same decimal number can be represented in more than two QSD representations. But we chose only those QSD coded number which meet our defined rules(as shown in table2) to prevent the further rippelton of carry.

Table 2

THE INTERMEDIATE CARRY AND SUM BETWEEN -6 TO 6 :

Sum	QSD represented number	QSD coded number
-6	$\bar{2}2, \bar{1}\bar{2}$	$\bar{1}\bar{2}$
-5	$\bar{2}3, \bar{1}\bar{1}$	$\bar{1}\bar{1}$
-4	$\bar{1}0$	$\bar{1}0$
-3	$\bar{1}1, 0\bar{3}$	$\bar{1}1$
-2	$\bar{1}2, 0\bar{2}$	$0\bar{2}$
-1	$\bar{1}3, 0\bar{1}$	$0\bar{1}$
0	00	00
1	01, $\bar{1}\bar{3}$	01
2	02, $\bar{1}\bar{2}$	02
3	03, $\bar{1}\bar{1}$	$\bar{1}\bar{1}$
4	10	10
5	11, $\bar{2}\bar{3}$	11
6	12, $\bar{2}\bar{2}$	12

To prevent carry propagation, these two digits i.e. n^{th} intermediate sum and $n - 1^{th}$ intermediate carry bits should never form the pair (3,3) (3,2) (3,1) ($\bar{3}, \bar{3}$) ($\bar{3}, \bar{2}$) ($\bar{3}, \bar{1}$) . In this way, when intermediate sum and intermediate carry go up to maximum value of 2 and 1 respectively, final result of operation will become carry free. Mapping between the 3-bit 2's complement inputs (addend and augend) and outputs (intermediate carry and sum) are shown in binary format in table 3. Intermediate carry ranges between -1 to +1 and can be represented with 2 bit binary number but we have taken the 3-bit representation of carry bit for bit compatibility. Outputs of all possible combinations of intermediate sum and intermediate carry is shown table 4.

Table 3

INPUT				OUTPUT					
QSD		Binary		Dec	QSD		Binary		
Ai	Bi	Ai	Bi	Su	Ci	Si	Ci	Si	
				Mal					
3	3	011	011	6	1	2	01	010	
3	2	011	010	5	1	1	01	001	
2	3	010	011	5	1	1	01	001	
3	1	011	001	4	1	0	01	000	
1	3	001	011	4	1	0	01	000	
2	2	010	010	4	1	0	01	000	
1	2	001	010	3	1	-1	01	111	
2	1	010	001	3	1	-1	01	111	
3	0	011	000	3	1	-1	01	111	
0	3	000	011	3	1	-1	01	111	
1	1	001	001	2	0	2	00	010	
0	2	000	010	2	0	2	00	010	
2	0	010	000	2	0	2	00	010	
3	-1	011	111	2	0	2	00	010	
-1	3	111	011	2	0	2	00	010	
0	1	000	001	1	0	1	00	001	
1	0	001	000	1	0	1	00	001	
2	-1	010	111	1	0	1	00	001	
-1	2	111	010	1	0	1	00	001	
3	-2	011	110	1	0	1	00	001	
-2	3	110	011	1	0	1	00	001	
0	0	000	000	0	0	0	00	000	
1	-1	001	111	0	0	0	00	000	
-1	1	111	001	0	0	0	00	000	
2	-2	010	110	0	0	0	00	000	
-2	2	11	010	0	0	0	00	000	
-3	3	101	011	0	0	0	00	000	
3	-3	011	101	0	0	0	00	000	
0	-1	000	111	-1	0	-1	00	111	
-1	0	111	000	-1	0	-1	00	111	
-2	1	110	001	-1	0	-1	00	111	
1	-2	001	110	-1	0	-1	00	111	
-3	2	101	010	-1	0	-1	00	111	

2	-3	010	101	-1	0	-1	00	111
-1	-1	111	111	-2	0	-2	00	110
0	-2	000	110	-2	0	-2	00	110
-2	0	110	000	-2	0	-2	00	110
-3	1	101	001	-2	0	-2	00	110
1	-3	001	101	-2	0	-2	00	110
-1	-2	111	110	-3	-1	1	11	001
-2	-1	110	111	-3	-1	1	11	001
-3	0	101	000	-3	-1	1	11	001
0	-3	000	101	-3	-1	1	11	001
-3	-1	101	111	-4	-1	0	11	000
-1	-3	111	101	-4	-1	0	11	000
-2	-2	110	110	-4	-1	0	11	000
-3	-2	101	110	-5	-1	-1	11	111
-2	-3	110	101	-5	-1	-1	11	111
-3	-3	101	101	-6	-1	-2	11	110

Table 4

OUTPUTS OF ALL POSSIBLE COMBINATIONS OF A PAIR OF INTERMEDIATE CARRY (A) AND SUM (B)

B A	-2	-1	0	1	2
-1	-3	-2	-1	0	1
0	-2	-1	0	1	2
1	-1	0	1	2	3

We have taken the input range according to our defined rules and hence our output ranges from +3 to -3 and which can be represented by a single digit QSD number hence no further carry is required. Addition operation for higher order digit does not wait for the completion of addition operation of immediate lower order digit resulting in parallel addition of each individual pair of digits.

MVL: Multiple valued logic (MVL)

Multiple valued logic uses more than two logic levels. Since, multi-valued logic enables more information to be packed in a single digit, researchers have been working on this MVL for many years. MVL allows transmission of more information through a single wire, hence reducing the

interconnections. Reducing interconnection directly reduces overall power consumption and circuit area. Development in novel electronic devices and optical devices makes it possible to implement circuits for complicated logic system. Many of such complicated systems are able to deal with more than two logic state, so if we use multiple valued logic for the design of digital circuit their efficiency could be utilized in better way. In binary logic, device size is reduced by reducing transistor size but transistor size cannot be reduced indefinitely. By using MVL number of transistors can be reduced greatly. Therefore we can say that multivalued logic is a best solution for the increasing data storage demand and faster computation.

In binary logic, the size of the device is reduced by reducing the size of the transistor. But it has a limit, since the size of transistor cannot be reduced indefinitely. By applying multi-valued logic to the design, word lengths and the number of transistors can be greatly reduced.




Fig. Simulation results for Quaternary adder.

VII. CONCLUSION:

This review paper discussed the idea of both converters; decimal number to QSD number converter and also QSD number to decimal number converter. By using this higher radix number system such as QSD we can perform the operations on large number of bits with constant delay and less complexity. As technologies are becoming more complex, multivalued logic (MVL) will be the future of circuit design. Hence MVL logic scheme can be a solution for the demand of increasing data storage capability and faster processing.

REFERENCES:

1. Authers Stephen Brown and ZvonkoVranesic "Fundamentals of Digital Logic with VHDL Design"-text book.

2. Reena Rani, Neelam Sharma, L.K.Singh, "FPGA Implementation of Fast Adders using Quaternary Signed Digit Number System" IEEE proceedings of International Conference on Emerging Trends in Electronic and Photonic Devices & Systems (ELECTRO-2009), pp 132-135, 2009.
3. O. Ishizuka, A. Ohta, K. Tannno, Z. Tang, D. Handoko, "VLSI design of a quaternary multiplier with direct generation of partial products," Proceedings of the 27th International Symposium on Multiple-Valued Logic, pp. 169-174, 1997.
4. Behrooz Parhami, "Carry-Free Addition of Recoded Binary Signed- Digit Numbers", IEEE Transactions on Computers, Vol. 37, No. 11, pp. 1470-1476, November 1988.
5. Ricardo Cunha, "quaternary lookup tables using voltage mode CMOS logic design", ISMVL 2007, 37th International Symposium on Multiple- Valued Logic, pp.56-56, 2007, 13-16 May, 2007.
6. Vasundara Patel K S, K S Gurumurthy, "Design of High Performance Quaternary Adders", International Journal of Computer Theory and Engineering, Vol.2, No.6, pp. 944-952, December, 2010.
7. Behroozperhami "generalized signed digit number systems, a unifying frame work for redundant number representation ".IEEE transactions on computers, vol 39, no.1, pp.89-98,January 19990.
8. Reena Rani, Neelam Sharma, L. K. Singh, "Fast Computing using Signed Digit Number System" IEEE proceedings of International Conference on Control, Automation, Communication And Energy Conservation -2009, 4th-6th June 2009.
9. Hirokatsu Shirahama and Takahiro Hanyu et.al, "Design of a Processing Element Based on Quaternary Differential Logic for a Multi-Core SIMD Processor", ISMVL, Proceedings of the 37th International Symposium on Multiple-Valued Logic, pp. 43, 2007.